

Investigating Electro-Thermal Coupling in Three-Dimensional Integrated Systems: Simulation Design Advances and Mitigation Strategies

¹*Kifayat Ullah, ²Atif Rauf Khan, ³Nigar Hussain

¹School of Electrical and Mechanical Engineering, Guilin University of Electronic Technology, Guilin 541004, China

²Department of Mechanical Engineering Technology, National Skills University, Islamabad, 44000, Pakistan

³School of Information and Communication Engineering, Guilin University of Electronic Technology, Guilin 541004, China

Authors E-mail: kifayatullah318@gmail.com, atifrauf1001@gmail.com, nigar7646@gmail.com

Abstract - Three-dimensional integrated systems employing vertical stacking technology and through-silicon via (TSV) interconnects offer enhanced performance and reduced power consumption. However, TSV technology introduces electro-thermal coupling phenomena, compromising the reliability and efficiency of these systems. This study provides a comprehensive review of simulation design advancements for electro-thermal coupling in TSV-based three-dimensional integrated circuits. Electrical and thermal simulation methodologies are elucidated and potential impacts and mitigation strategies are thoroughly explored. A systematic analysis is presented to elucidate the challenges and optimization opportunities in electro-thermal coupling, informing future research directions.

Keywords: Three dimensional integrated circuits, (3D-ics); through silicon via tsv technology; Electro thermal coupling; simulation design; thermal electric modeling.

I. INTRODUCTION

With the further reduction of feature size and the advancement of integration scale, with the continuous expansion of transistors, the physical size of transistors has approached the limit of device technology. The strategy of improving performance only by reducing the feature size has become increasingly restricted, and Moore's Law is facing severe challenges. Three-dimensional integrated circuits (3D-ICs) greatly reduce the number of interconnects by enabling vertical stacking of devices. Length, thus reducing signal transmission delay and promoting the solution of interconnects delay-related problems. This approach not only shortens the gate delay, but also reduces load capacitance and resistance by using shorter traces. Stacking memories such as dynamic random-access memory (DRAM) above the processor core can significantly increase the bandwidth between the processor and the memory, while vertical stacking between different processor cores can increase the bandwidth of inter-core communication. The basis of these methods lies in efficient vertical interconnects technology, represented by

through silicon vias (TSV), which are an integral part of vertical stacking. TSV and other forms of vertical interconnection methods reduce the length of the internal interconnection lines of the chip, effectively increase the signal transmission rate, reduce the interconnection delay, improve the integration level and operation speed of the circuit, and at the same time bring more Low power consumption and better performance. However, this technological innovation also brings unprecedented challenges to the thermal management and reliability of electronic devices. Multi-chip integration in 2.5D and 3D packaging not only increases the number of transistors and heat generation, but also results in higher heat density due to packaging area limitations. Chips located at the bottom and middle of the stack face greater heat dissipation problems because the stacked package is not easy to dissipate heat. The TSV is surrounded by closed structures such as insulation layers, chips, and substrates, which further increases the difficulty of heat dissipation. The combined effect of these factors may cause the chip temperature to rise sharply, [1, 2] endangering the reliability and long-term stability of the device. At the same time, the increase in chip temperature will in turn affect the temperature of the conductor, resulting in changes in its electrical conductivity, thermal conductivity, thermal expansion coefficient and other parameters, thereby causing the gap between the electric field and the thermal field. Forming a mutually coupled iterative relationship affects the transmission and distribution of current. Only when the chip reaches thermal equilibrium and the distribution of current and heat is stable, the Electrothermal coupling effect will terminate. The Electrothermal effects of interconnect solder joints and transmission lines are affected and taken into account. In order to deal with these thermal issues and ensure the reliability of 3D-IC, comprehensive Research shows that when considering electrothermal coupling effects, a sophisticated model must be established to simulate and analyzed the distribution and interaction of heat and current in a chip [3]. FAKHREDDINE et al. [4] performed signal and thermal analysis of a three-dimensional stacked resistive

switch random access memory array. ZHOU et al. [5] developed a finite element simulation model for multi-layer chip stacking and analyzed the electrothermal effect of the entire chip under current load, including the temperature and electric field distribution, as well as the thermal stress distribution at the solder joints. BELKHIRIA et al. [6] examined the self-heating effect of transistors in the chip. CHAI et al [7, 8] analyzed the electrothermal effect of array TSVs, considered the effect of a Gaussian pulse voltage load, and proposed the radial point interpolation method to study the transient electrothermal effect of TSVs. They also analyzed the influence of TSV structural parameters on the electrothermal coupling effect. Thermal management measures are crucial to ensure that thermal issues are considered at both the design and operational levels, maintaining the system's normal operation within a safe temperature range. To achieve this, it is essential to develop efficient heat dissipation technology, design structures with improved thermal conductivity, and adopt thermal management strategies such as dynamic thermal management technology and thermal interface materials. Research by Zhang et al. [9] has explored the heat transfer principles of three-dimensional stacking systems and evaluated the thermal performance of various thermal management strategies, including natural convection, direct cooling, micro-channel cooling, and top heat dissipation. Their study clarifies the principles and effects of each method, highlighting their applicable conditions and potential limitations. While natural convection is effective for systems with lower power consumption, it may be insufficient for high-power devices. In contrast, direct cooling and micro-channel cooling offer better heat dissipation but increase system complexity and cost. Top heat dissipation provides an effective solution for vertical heat transfer in three-dimensional stacking systems. Researchers have explored various micro-channel heat dissipation structures to enhance thermal management in electronic devices. ZHU et al. [10] used numerical simulation to investigate the heat transfer performance of micro-channels with water droplet cavities and fins, finding that elliptical fins and cavity structures offer the best thermal performance. ALFELLAG et al. [11] studied the impact of pin fin diameter ratio and fin number on heat transfer efficiency in micro-channels. DING et al. [12, 13] developed a simulation model for a processor with a micro-channel fin heat dissipation structure, analyzing temperature distribution and channel flow characteristics to optimize design and reduce core temperature. FENG et al. [14, 15] proposed an embedded gradient distributed micro fin array microchannel, demonstrating its heat transfer advantages through numerical simulation and experimentation. KAUL et al. [16] designed an embedded micro-channel heat dissipation structure for FPGA, achieving a core temperature of 30°C and thermal resistance

of 0.074°C/W at 107W chip power consumption. XU et al. [17] established a fast thermal analysis model for 3D layout planning and proposed a TSV allocation scheme to minimize chip temperature.

1.1 TSV Electrical Simulation in 3D ICs

As chip technology advances, accurate electrical characteristics of Through-Silicon Vias (TSVs) become increasingly crucial, directly impacting system performance and reliability. To extract TSV parasitic parameters, researchers have conducted extensive studies on lumped parameter models and numerical calculation models. The TSV lumped parameter model focuses on electrical characteristics, involving parameter extraction such as equivalent resistance, capacitance, and inductance, which represent TSV's actual circuit behavior. This model provides designers with a quick evaluation of TSV electrical performance during initial design or at lower frequencies. Numerical calculation models, employing complex methods like Finite Element Analysis (FEA), are used to simulate current, voltage, and electric field distribution in detail, offering a more accurate analysis of TSV characteristics. These models are essential for a comprehensive understanding of TSV behavior, enabling designers to optimize system performance and reliability.

1.2 Electrical simulation design based on lumped parameter model

The research explores the development of a TSV lumped parameter model, incorporating the effects of TSV diameter, height, insulation layer thickness, material composition, grounding spacing, and signal propagation velocity. Hu et al. [18] developed an equivalent RLCG circuit model for cylindrical TSVs, presenting analytical expressions for resistance, inductance, conductance, and capacitance parameters (Figure 1). Their work also encompassed frequency-domain and time-domain analyses to investigate TSV signal integrity, impedance, and electrical performance. Recent studies have advanced the modelling of Through-Silicon Vias (TSVs) for 3D integrated circuits (3D-ICs). Fu et al. [19] developed an accurate electrical model for cylindrical TSVs, incorporating the capacitance effect of metal-oxide-semiconductor (MOS) structures. Xu et al. [20] presented a comprehensive and accurate compact RLCG model, applicable to 3D-IC TSVs across low- to high-frequency ranges. Their model accounts for MOS effects, AC conduction, skin effects, and eddy currents in silicon substrates, including carbon nanotube (CNT) bundle TSVs. Notably, they introduced coaxial TSVs, leveraging the outer metal layer's shielding effect to minimize signal crosstalk. Building on this concept, Lu et al. [21] proposed a coaxial ring TSV broadband equivalent circuit model. Using Bessel

functions, they derived closed-form expressions for resistance and inductance. Validation through a 3D high-frequency electromagnetic field solver (HFSS) yielded maximum errors of 6.5% (R), 1.7% (L), 5.5% (G), and 1.8% (C). Salah et al. [22] Salah et al. [22] presented a compact lumped model for Through-Silicon Vias (TSVs), accounting for physical dimensions and material properties (Figure 2). Their model provides closed-form expressions for capacitance, resistance, and inductance coupling. Electromagnetic simulations validated the model's accuracy, revealing a maximum discrepancy of less than 6% between predicted and simulated results. Recent studies have advanced the modeling and analysis of Through-Silicon Vias (TSVs) for 3D integrated circuits (3D-ICs). Lu et al. [23] proposed an equivalent circuit model for Shielded Differential TSVs (SDTSVs) (Figure 3) and validated it using 3D HFSS, demonstrating high accuracy up to 100 GHz. They also introduced a full-wave extraction method for RLGC parameters applicable to differential transmission lines. Savidis et al. [24] developed a data-fitting-based calculation equation for TSV RLGC models, achieving maximum errors of less than 8% for R, L, and C. Rao [25] investigated tapered TSVs' electrical properties, comparing Cu/CNT-filled tapered and cylindrical vias. Results showed a return loss below 20 dB at 30 GHz, suitable for high-frequency applications. Hu et al. [26] designed a compact Differential Multi-Bit CNT TSV (DMC-TSV) using multi-bit TSVs (Figure 4). Weerasekera et al. [27] established an RLC model based on data fitting, though omitting oxide and depletion layer thickness considerations. Simulation results revealed a maximum error of less than 6% between model predictions and actual results. Katti et al. [28] developed an analytical model for depletion layer capacitance in Through-Silicon Vias (TSVs), correlating capacitance with depletion region width. Numerical simulation verification yielded a high degree of accuracy, with maximum errors below 3.52%. Kim et al. [29] proposed and verified a scalable TSV electronic model in high-frequency scenarios and analyzed the electrical behavior of the model under different design parameters.

1.3 Electrical simulation design based on lumped parameter model

When performing numerical model calculations on three-dimensional integrated circuits, the three commonly used analysis models are the finite difference method (FDM) model, the finite element method (FEM) model, and the finite volume method (FVM) model. The FDM model theory is mature and has a rich practical basis. It can adapt to various accuracy requirements, has excellent parallelism, can handle complex areas, and is more suitable for modelling complex physical models. However, this method encounters difficulties when dealing with irregular areas, such as the complexity of boundary processing.

This property may lead to larger numerical dispersion and error accumulation, as well as higher computational costs. Based on FDM, DAHL et al. [30] developed a novel vertically interconnected local field modeling approach for cylindrical Through-Silicon Vias (TSVs) using rectangular grids. This method leverages the FDM framework to derive sparse matrices via the discretization of Maxwell's equations, enabling accurate computation of TSV impedance characteristics. Recently, significant advancements have been made in modeling Through-Silicon Vias (TSVs) for three-dimensional integrated systems. HUANG et al. [31] developed a Metal-Oxide-Semiconductor (MOS) capacitance model for TSVs using the Finite Difference Method (FDM), enabling efficient calculation of insulating and depletion layer point distributions with a single iteration. Building on this progress, XIE et al. [32] introduced an efficient methodology for modeling TSV signal paths in silicon interposers. Their established model accurately predicts parasitic effects in multiple transmission lines. Figure 5 illustrates the five RDL-Transition structures and cross-sectional views of TSV-RDL, providing valuable insights into the intricate relationships between TSV and redistribution layer (RDL) designs.




Figure 1: Equivalent RLGC model of cylindrical TSV




Figure 2: TSV lumped model based on a single structure




Figure 3: Equivalent circuit model of shielded




Figure 4: Compact DMC-TSV




Figure 5: cross sectional view

The application of FEM in three-dimensional integrated systems has many advantages, including its powerful ability to simulate complex geometries and distributed physical properties, as well as its high flexibility in simulating complex material behavior and nonlinear problems. At the same time, it can provide detailed numerical solutions of local stress and deformation. However, FEM also has some shortcomings, such as the large amount of computing resources and time required to create the model, and the numerical instability that may occur when the model becomes too complex. HAN et al.

[33] solved Maxwell's equations in integral form and proposed an effective method for TSV modeling using integral equations combined with global modal basis functions.

FVM divides the solution domain into multiple independent small volume units and connects them together through grid points. XIE et al. [34] proposed FVM based on non-uniform grid for DC voltage drop simulation of three-dimensional power transmission network (PDN). This method considers the correlation between resistivity and position in the finite volume formula, thereby enabling the simulation of power transmission networks with non-uniform resistivity.

II. THERMAL SIMULATION DESIGN ANALYSIS

Although the use of multi-chip stacking technology is beneficial to the development of miniaturized integrated circuits, it also significantly increases power density and reduces cooling efficiency, which makes three-dimensional integrated systems face more severe thermal challenges. The lengthening of the pathway from each chip to the heat sink, alongside the heightened thermal resistance and the formation of localized hot spots, results in a persistent increase in system temperature, which adversely impacts the performance, dependability, and longevity of the integrated system. Consequently, it is essential to perform comprehensive study and analysis of the thermal performance of three-dimensional integrated systems, as well as to forecast and regulate their temperatures. In the thermal simulation design of a three-dimensional integrated system utilizing TSV vertical interconnection, it is imperative to thoroughly consider several critical design parameters, including the TSV structure, material properties, power consumption distribution across layers, operating frequencies of devices and circuits, and thermal resistance between chips, among others. Currently, analytical and numerical models are predominantly employed to investigate issues in the field.

2.1 Thermal simulation design based on analytical model

LAN [35] and others use simple concepts and theoretical resistance network models and redesign PCB parameters or materials to improve thermal failures. The comprehensive thermal analysis process established is shown in Figure 6. Despite its computational efficiency and modeling simplicity, this method's suitability is restricted to solving steady-state thermal problems with simple 3D geometries, where high accuracy is not critical. The analytical heat algorithm was advanced by HUANG et al [36, 37] through the application of generalized integral transformation. Its calculation speed is improved compared with the algorithm based on Green's function derivation, and the maximum error is 0.3576%. The improved analytic heat algorithm flow is shown in Figure 7 Show. In addition, LIU et al. [38] introduced a novel TSV

thermal resistance model accounting for copper and oxide layer effects, significantly improving FDM thermal simulation accuracy when integrated with their lateral thermal model. ZHAN et al. [39] developed an analytical thermal algorithm for integrated circuits using Green's function, enabling the calculation of steady-state temperatures across the entire chip with adjustable accuracy. JAIN et al. [40] introduced a simplified thermal modeling approach, reducing 3D integrated systems to 1D thermal resistance models, allowing for efficient thermal analysis with some loss of precision in inter-layer temperature measurements.




Figure 6: Comprehensive analysis process




Figure 7: improved analytical algorithm

2.2 Thermal simulation design based on numerical calculation model

In contrast to analytical models, numerical calculation models offer enhanced practicability and accuracy in solving thermal problems within 3D integrated systems, although they

are susceptible to error accumulation and high computational costs. WANG et al. [41] assessed the transient thermal behavior of a 3D chip using an alternating implicit approach, leveraging unconditional steady-state characteristics and finite element analysis, a method renowned for its high simulation accuracy in 3D integrated systems. Studies by Kuo et al. [42] focused on thermal aspects of system-level packaging TSV using FDM. FU et al. [43] subsequently proposed a triangular TSV cluster layout, improving heat dissipation efficiency without area increase. Simulation outcomes showed notable temperature decreases: 0.22% average, 1.69% peak (vertical), and 0.10% (lateral). Research by ZHU et al. [44] involved solving the heat conduction equation via FDM, followed by the application of advanced numerical techniques, including Minimum Residual Method and SSOR preconditioning, to accurately determine the temperature matrix. TODRI [45] proposed a 10-layer system leveraging existing 3D technical specifications, enhancing power delivery by modifying TSV physical design and reducing peak temperatures. However, this approach has limited effectiveness in improving heat dissipation efficiency in 3D integrated systems through optimized TSV physical properties and arrangement. HOE et al. [46] investigated the impact of TSV physical dimensions on thermal conductivity and found that optimization can improve 3D integrated system thermal performance. Figure 8 presents TSV geometries with varying aspect ratios, highlighting the effect of dimension adjustments while maintaining a fixed through-hole size.




Figure 8: TSV geometries with different aspect ratios (via size fixed)

III. ELECTROTHERMAL COUPLING SIMULATION DESIGN AND PROBLEM ANALYSIS

As the integration level of integrated circuits increases, the problem of Joule heat generated during signal coupling and signal propagation becomes increasingly serious. Under the influence of external electrostatic discharge (ESD), the reliability of circuits is severely challenged. Conduction losses caused during signal transmission are converted into heat. When this heat cannot be dissipated effectively, the temperature of the circuit will rise rapidly. Such temperature rise not only changes the electrical properties of the material and increases conduction losses, but may also cause the material to undergo thermal stress exceeding its limit and suffer damage. During the design process of three-dimensional

integrated circuits, a cross-domain collaborative design must be adopted to ensure systematic integration of electrical.

3.1 Mechanism and impact of electrothermal coupling

In 3D-IC, TSV not only assumes the responsibility of transmitting electrical signals due to its role of vertical interconnection, but also becomes the main channel for heat transfer. TSV contains metallic materials (such as copper, etc.), which itself generates Joule heat when current passes through it. Due to the dense layout of TSVs, especially when the TSVs are at the center or bottom of the chip, this heat may not be effectively transferred to the chip surface for heat dissipation. As the power density inside 3D-IC increases, TSV becomes a hot spot for heat accumulation. The formation of hot spots is closely related to the material properties of TSV, the size and distribution of current, and the heat transfer capability in the surrounding environment. The nonlinear coupling between thermal field and electric field mainly includes two situations. The electric field generates Joule heat. As a heat source of the thermal field, the distribution of the thermal field can be obtained, that is, coupling is performed by providing a field source. To determine the thermal field distribution, we follow a sequential approach: first, the current continuity equation is solved to obtain the potential distribution; next, the thermal field source is derived from the potential distribution; finally, the heat conduction equation is solved to yield the thermal field distribution. The temperature field realizes the coupling of the two physical fields by affecting the material parameters of the model (such as electrical conductivity, thermal conductivity, thermal expansion coefficient, etc.). part Material parameters do not change with temperature changes, that is, non-temperature changing material parameters, such as material density, Poisson's ratio and heat capacity, can be regarded as constants when the temperature changes, and generally take their values at room temperature.

3.2 Electric and thermal coupling simulation design

WANG et al. [47] investigated the impact of temperature on TSV parasitic resistance and capacitance by integrating copper properties with an equivalent circuit model. Building on this work, ZHAO et al. [48] extended coaxial TSV theory and performed an in-depth analysis of parasitic effects. Furthermore, KATTI et al. [49] experimentally confirmed the temperature-dependent effects on TSV parasitic parameters. Meanwhile, WANG et al. [50] employed finite element analysis to investigate heat distribution and electric field distribution, and explored the electrothermal characteristics by adjusting the voltage amplitude and TSV oxide layer thickness. LU et al. [51-53] conducted a comprehensive study on electrothermal coupling in TSV arrays and power

transmission using finite element analysis. The investigation covered steady-state temperature distribution, DC voltage drop, and high-frequency S-parameters to characterize network behavior. SAI et al. [54] developed a nonlinear electrothermal delay model to investigate three-dimensional integrated systems based on Through-Silicon Vias (TSVs), introducing the concept of "virtual TSV". Balancing temperature and stress gradients, the research results show that according to the proposed model, clock offset can be reduced by 61.3% on average. Based on the thermoelectric analogy principle, JIANG et al. [55] utilized electrical simulation software to perform steady-state thermal analysis of large-scale interconnect structures. Lowering chip temperature and reducing hot spots are very effective in preventing material performance changes caused by temperature changes. By changing parameters such as radius, spacing, insulation layer thickness, and using new materials such as CNT, the heat dissipation performance of TSV can be improved, thereby reducing the impact of electrothermal coupling. CHEN et al. [56] proposed a thermally aware via layout technology to minimize lateral thermal blocking caused by dense signal bus TSV structures. SAHA et al. [57] proposed a method based on guided genetic algorithm (GA) to solve the placement and allocation problem of TSV. GRZESIĄK-KOPEC et al. [58] proposed a knowledge-intensive 3D-IC layout diagram representation method and elaborated on the neighborhood optimization heuristic method, whose goal is to minimize the total length of interconnection lines between subcircuits. SATOMI et al. [59] introduced an optimization technique for thermal component placement on PCBs, employing genetic algorithms to reduce maximum temperature and inter-component wire length. SRIKANTH et al. [60] proposed a multi-objective geometric optimization method for matrix composite radiators based on phase change materials (PCM) to improve the energy efficiency and performance of the radiator.

3.3 Analysis and summary of solutions to electrothermal coupling problems

As the density of integrated circuits increases, the electrothermal coupling problem has become one of the key factors affecting the reliability and performance of 3D integrated circuits. The effectiveness of thermal management strategies for 3D integrated circuits is directly related to the effectiveness of overall design and layout optimization. Through the application of diverse electrothermal simulation design and analysis techniques, researchers have developed solutions to enhance TSV thermal performance, mitigate hotspots, reduce thermal stress, and ultimately boost chip reliability and performance. A crucial aspect of understanding electrothermal coupling mechanisms and impacts involves elucidating Joule heat generation and temperature's influence

on circuit electrical characteristics. The simulation design methods proposed by researchers from all parties, such as thermoelectric distribution simulation based on finite element analysis and research on the impact of temperature on TSV resistance and capacitance, all provide powerful tools for understanding and dealing with electrothermal coupling problems. In terms of solutions, researchers have explored different approaches, including improving the material and structural design of TSVs, optimizing TSV layout, and adopting advanced heat dissipation technology. Through simulation and numerical analysis, they have proposed algorithms including CNT and minimum cost flow layer distribution, genetic algorithms, etc. to improve the thermal management of the chip. These methods not only help improve thermal conductivity, but also have a positive effect on improving the overall electrical characteristics of the circuit. To sum up, in order to ensure the successful implementation of high-density integrated circuit design, the electrothermal coupling issue must be highly concerned and systematically considered, and the proposal of simulation design methods and solutions is the cornerstone to ensure the feasibility of 3D-IC technology. In the future, with the continuous exploration of new materials, new design methods and the continuous deepening of the understanding of electrothermal coupling effects, there is reason to believe that integrated circuit design will be able to deal with electrothermal coupling issues more effectively, paving the way for the development of high-performance electronic devices.

IV. CONCLUSION

In modern microelectronics technology, with the increase of integration level and power consumption, the electrothermal coupling problem has become one of the factors limiting the further improvement of 3D-IC performance. Excessive heat accumulation may cause local temperature increases, affecting material properties and system reliability. This article reviews the research progress of electrothermal coupling simulation design of three-dimensional integrated systems based on TSV, provides a basis for in-depth analysis and understanding of electrothermal coupling issues, and discusses possible solution strategies to ensure the reliability and performance of 3D-IC guide. As 3D integration continues to advance, 3D-ICs face a critical challenge: mitigating electrical and thermal coupling effects that worsen with increased power consumption. In the future, it is necessary to further research and develop new design methods and materials, and at the same time further improve the accuracy and efficiency of simulation design, which can help designers better Predict and solve electrothermal coupling problems. In addition, attention needs to be paid to the reliability of 3D-ICs and the optimization of manufacturing

processes to promote their widespread application. In summary, 3D-IC faces many challenges, but it also has broad development prospects and requires interdisciplinary cooperation and sustained research efforts.

ACKNOWLEDGEMENT

"I would like to express my gratitude to all those who provided valuable insights and encouragement throughout this research."

REFERENCES

- [1] Pedram, M. and S. Nazarian, *Thermal modeling, analysis, and management in VLSI circuits: Principles and methods*. Proceedings of the IEEE, 2006. 94(8): p. 1487-1501.
- [2] Banerjee, K. and A. Mehrotra, *Global (interconnect) warming*. IEEE Circuits and Devices Magazine, 2001. 17(5): p. 16-32.
- [3] Wang, X., et al., *The development and progress of multi-physics simulation design for TSV-based 3D integrated system*. Symmetry, 2023. 15(2): p. 418.
- [4] Fakhreddine, Z., et al., *Signal and thermal integrity analysis of 3-d stacked resistive random access memories*. IEEE Transactions on Electron Devices, 2020. 68(1): p. 88-94.
- [5] Zhou, J.Y., et al. *Three-dimensional Simulation of Effects of Electro-Thermo-Mechanical Multi-physical Fields on Cu Protrusion and Performance of Micro-bump Joints in TSVs Based High Bandwidth Memory (HBM) Structures*. in *2020 IEEE 70th Electronic Components and Technology Conference (ECTC)*. 2020.
- [6] Belkhiria, M., et al., *2-D-Nonlinear electrothermal model for investigating the self-heating effect in GAAFET transistors*. IEEE Transactions on Electron Devices, 2021. 68(3): p. 954-961.
- [7] Chai, J., G. Dong, and Y. Yang, *Nonlinear electrothermal model for investigating transient temperature responses of a through-silicon via array applied with Gaussian pulses in 3-D IC*. IEEE Transactions on Electron Devices, 2019. 66(2): p. 1032-1040.
- [8] Chai, J., G. Dong, and Y. Yang, *An effective approach for thermal performance analysis of 3-D integrated circuits with through-silicon vias*. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2019. 9(5): p. 877-887.
- [9] Zhang, H., et al., *Modeling, analysis, design, and tests for electronics packaging beyond moore*. 2019: Woodhead Publishing.

- [10] Zhu, Q., et al., *Heat transfer enhancement for microchannel heat sink by strengthening fluids mixing with backward right-angled trapezoidal grooves in channel sidewalls*. International Communications in Heat and Mass Transfer, 2022. 135: p. 106106.
- [11] Alfellag, M.A., et al., *Assessment of heat transfer and pressure drop of metal foam-pin-fin heat sink*. International Journal of Thermal Sciences, 2021. 170: p. 107109.
- [12] Ding, B., et al., *A novel thermal management scheme for 3D-IC chips with multi-cores and high power density*. Applied thermal engineering, 2020. 168: p. 114832.
- [13] Ding, B., et al., *Coupling management optimization of temperature and thermal stress inside 3D-IC with multi-cores and various power density*. International Communications in Heat and Mass Transfer, 2021. 120: p. 105021.
- [14] Feng, S., et al., *Thermal management of 3D chip with non-uniform hotspots by integrated gradient distribution annular-cavity micro-pin fins*. Applied Thermal Engineering, 2021. 182: p. 116132.
- [15] Feng, S., et al., *Heat transfer characteristics investigations on liquid-cooled integrated micro pin-fin chip with gradient distribution arrays and double heating input for intra-chip micro-fluidic cooling*. International Journal of Heat and Mass Transfer, 2020. 159: p. 120118.
- [16] Kaul, A., et al. *Beol-embedded 3d polyolithic integration: Thermal and interconnection considerations*. in *2020 IEEE 70th Electronic Components and Technology Conference (ECTC)*. 2020. IEEE.
- [17] Xu, Q. and S. Chen, *Fast thermal analysis for fixed-outline 3D floorplanning*. Integration, 2017. 59: p. 157-167.
- [18] Hu, J., et al. *Electrical modeling and characterization of through silicon vias (TSV)*. in *2012 International Conference on Microwave and Millimeter Wave Technology (ICMMT)*. 2012. IEEE.
- [19] Fu, K., et al., *Modeling and performance analysis of shielded differential annular through-silicon via (SD-ATSV) for 3-D ICs*. IEEE Access, 2018. 6: p. 33238-33250.
- [20] Xu, C., et al., *Compact AC modeling and performance analysis of through-silicon vias in 3-D ICs*. IEEE Transactions on Electron Devices, 2010. 57(12): p. 3405-3417.
- [21] Lu, Q., et al., *Electrical modeling and characterization of shield differential through-silicon vias*. IEEE Transactions on Electron Devices, 2015. 62(5): p. 1544-1552.
- [22] Salah, K., et al. *Equivalent lumped element models for various n-port Through Silicon Vias networks*. in *16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)*. 2011. IEEE.
- [23] Lu, Q., et al., *Wideband electromagnetic modeling of coaxial-annular through-silicon vias*. IEEE Transactions on Electromagnetic Compatibility, 2017. 60(6): p. 1915-1922.
- [24] Savidis, I., et al., *Electrical modeling and characterization of through-silicon vias (TSVs) for 3-D integrated circuits*. Microelectronics Journal, 2010. 41(1): p. 9-16.
- [25] Rao, M. *Electrical modeling and characterization of copper/carbon nanotubes in tapered through silicon vias*. in *2017 30th International Conference on VLSI Design and 2017 16th International Conference on Embedded Systems (VLSID)*. 2017. IEEE.
- [26] Hu, Q.-H., et al., *Modeling and characterization of differential multibit carbon-nanotube through-silicon vias*. IEEE transactions on components, packaging and manufacturing technology, 2020. 10(3): p. 534-537.
- [27] Weerasekera, R., et al. *Compact modelling of through-silicon vias (TSVs) in three-dimensional (3-D) integrated circuits*. in *2009 IEEE International Conference on 3D System Integration*. 2009. IEEE.
- [28] Katti, G., et al., *Electrical modeling and characterization of through silicon via for three-dimensional ICs*. IEEE transactions on Electron Devices, 2009. 57(1): p. 256-262.
- [29] Kim, J., et al., *High-frequency scalable electrical model and analysis of a through silicon via (TSV)*. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2011. 1(2): p. 181-195.
- [30] Dahl, D., et al., *Efficient computation of localized fields for through silicon via modeling up to 500 GHz*. IEEE transactions on components, packaging and manufacturing technology, 2015. 5(12): p. 1793-1801.
- [31] Huang, C., et al. *A novel modeling of TSV MOS capacitance by finite difference method*. in *2014 15th International Conference on Electronic Packaging Technology*. 2014. IEEE.
- [32] Xie, B. and M. Swaminathan, *FDFD modeling of signal paths with TSVs in silicon interposer*. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2014. 4(4): p. 708-717.
- [33] Han, K.J., M. Swaminathan, and T. Bandyopadhyay, *Electromagnetic modeling of through-silicon via (TSV) interconnections using cylindrical modal basis functions*. IEEE Transactions on Advanced Packaging, 2010. 33(4): p. 804-817.
- [34] Xie, J. and M. Swaminathan. *DC IR drop solver for large scale 3D power delivery networks*. in *19th*

- Topical Meeting on Electrical Performance of Electronic Packaging and Systems*. 2010. IEEE.
- [35] Lan, J.-S. and M.-L. Wu. *An analytical model for thermal failure analysis of 3D IC packaging*. in *2014 15th International Conference on Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems (EuroSimE)*. 2014. IEEE.
- [36] Zhao, Y., C. Hao, and T. Yoshimura, *Thermal and wirelength optimization with TSV assignment for 3-D-IC*. *IEEE Transactions On Electron Devices*, 2018. 66(1): p. 625-632.
- [37] Huang, P.-Y. and Y.-M. Lee, *Full-chip thermal analysis for the early design stage via generalized integral transforms*. *IEEE transactions on very large scale integration (VLSI) systems*, 2009. 17(5): p. 613-626.
- [38] Liu, Z., et al., *Compact lateral thermal resistance model of TSVs for fast finite-difference based thermal analysis of 3-D stacked ICs*. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 2014. 33(10): p. 1490-1502.
- [39] Zhan, Y. and S.S. Sapatnekar, *High-efficiency Green function-based thermal simulation algorithms*. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 2007. 26(9): p. 1661-1675.
- [40] Jain, A., et al., *Analytical and numerical modeling of the thermal performance of three-dimensional integrated circuits*. *IEEE Transactions on Components and Packaging Technologies*, 2009. 33(1): p. 56-63.
- [41] Wang, T.-Y. and C.C.-P. Chen, *3-D thermal-ADI: A linear-time chip level transient thermal simulator*. *IEEE Transactions on computer-aided design of integrated circuits and systems*, 2002. 21(12): p. 1434-1445.
- [42] Kuo, W.-S., et al. *Thermal investigations of 3D FCBGA packages with TSV technology*. in *2008 3rd International Microsystems, Packaging, Assembly & Circuits Technology Conference*. 2008. IEEE.
- [43] Fu, J., et al. *A novel thermal-aware structure of TSV cluster*. in *2015 28th IEEE International System-on-Chip Conference (SOCC)*. 2015. IEEE.
- [44] Zhu, J., et al. *Fast thermal analysis of TSV-based 3D-ICs by GMRES with symmetric successive over-relaxation (SSOR) preconditioning*. in *2015 IEEE Electrical Design of Advanced Packaging and Systems Symposium (EDAPS)*. 2015. IEEE.
- [45] Todri, A., et al., *A study of tapered 3-D TSVs for power and thermal integrity*. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 2012. 21(2): p. 306-319.
- [46] Hoe, Y.Y.G., et al. *Effect of TSV interposer on the thermal performance of FCBGA package*. in *2009 11th Electronics Packaging Technology Conference*. 2009. IEEE.
- [47] Wang, X.-P., W.-s. Zhao, and W.-Y. Yin. *Electrothermal modelling of through silicon via (TSV) interconnects*. in *2010 IEEE Electrical Design of Advanced Package & Systems Symposium*. 2010. IEEE.
- [48] Zhao, W.-S., et al. *Electrothermal modeling of coaxial through silicon via (TSV) for three-dimensional ICs*. in *2010 IEEE Electrical Design of Advanced Package & Systems Symposium*. 2010. IEEE.
- [49] Katti, G., et al., *Temperature-dependent modeling and characterization of through-silicon via capacitance*. *IEEE Electron Device Letters*, 2011. 32(4): p. 563-565.
- [50] Wang, X.-P., W.-Y. Yin, and S. He, *Multiphysics characterization of transient electrothermomechanical responses of through-silicon vias applied with a periodic voltage pulse*. *IEEE transactions on electron devices*, 2010. 57(6): p. 1382-1389.
- [51] Lu, T. and J.-M. Jin, *Transient electrical-thermal analysis of 3-D power distribution network with FETI-enabled parallel computing*. *IEEE Transactions on Components, Packaging and Manufacturing Technology*, 2014. 4(10): p. 1684-1695.
- [52] Lu, T. and J.-M. Jin, *Thermal-aware high-frequency characterization of large-scale through-silicon-via structures*. *IEEE Transactions on Components, Packaging and Manufacturing Technology*, 2014. 4(6): p. 1015-1025.
- [53] Lu, T. and J.-M. Jin, *Electrical-thermal co-simulation for DC IR-drop analysis of large-scale power delivery*. *IEEE Transactions on Components, Packaging and Manufacturing Technology*, 2013. 4(2): p. 323-331.
- [54] Sai, M.P., et al., *Reliable 3-D clock-tree synthesis considering nonlinear capacitive TSV model with electrical-thermal-mechanical coupling*. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 2013. 32(11): p. 1734-1747.
- [55] Jiang, L., et al., *A thermal simulation process based on electrical modeling for complex interconnect, packaging, and 3DI structures*. *IEEE transactions on advanced packaging*, 2010. 33(4): p. 777-786.
- [56] Chen, Y., et al., *Through silicon via aware design planning for thermally efficient 3-D integrated circuits*. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 2013. 32(9): p. 1335-1346.
- [57] Saha, D. and S. Sur-Kolay, *Guided GA-based multiobjective optimization of placement and assignment of TSVs in 3-D ICs*. *IEEE Transactions on*

- Very Large Scale Integration (VLSI) Systems, 2019. 27(8): p. 1742-1750.
- [58] Grzesiak-Kopeć, K., P. Oramus, and M. Ogorzałek, *Hypergraphs and extremal optimization in 3D integrated circuit design automation*. Advanced Engineering Informatics, 2017. 33: p. 491-501.
- [59] Satomi, Y., et al., *Thermal placement on PCB of components including 3D ICs*. IEICE Electronics Express, 2020. 17(3): p. 20190737-20190737.
- [60] Srikanth, R., P. Nemani, and C. Balaji, *Multi-objective geometric optimization of a PCM based matrix type composite heat sink*. Applied energy, 2015. 156: p. 703-714.

Citation of this Article:

Kifayat Ullah, Atif Rauf Khan, & Nigar Hussain. (2024). Investigating Electro-Thermal Coupling in Three-Dimensional Integrated Systems: Simulation Design Advances and Mitigation Strategies. *International Research Journal of Innovations in Engineering and Technology - IRJIET*, 8(10), 168-177. Article DOI <https://doi.org/10.47001/IRJIET/2024.810023>
